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Degradation of a-Si:H TFTs caused by 
Electrostatic Discharge 
N. Togid, F. G. Kuper, T. Mouthaan 
Abstruct- This paper gives results of experimental analysis of 
impact of electrostatic discharge (ESD) pulse on amorphous silicon 
tlh Wm transistors (a-Si:H TFT). The development of degradation 
of the electron mobility and the threshold voltage is presented. 
Failure analysis has been done and Lwo failure mechanisms have 
been identified. 
I. INTRODUCTION 
Hydrogenated-amorphous-silicon thin-fihn transistors 
(a-Si:H TFT) were first reported in 1979 [l]. Nowadays, they 
are widely used in active matrix addressing in liquid crystal 
display (AM-LCD) or printer heads. Their basic I-V 
characteristics can be analyzed in the same way as those of 
crystalline MOS transistors. Comparing them with standard 
MOS transistors, they have low electron mobility p (typically 
0.3-0.6 cm2Ns) and instable threshold voltage (V,) [2]. A 
cross section of a TFT used in AM-LCDs is shown in Fig. 1. 
Note the presence of a lightshield. As a-Si:H is light 
sensitive, devices are shielded by a metal layer. 
Flg. I. Cross-section of a&:H TFT with a staggered stnictim. 
The subject of this paper is thc reliability of active 
matrix display devices operating with amorphous-silicon 
thin-film transistors (a-Si:H TFT), when exposed to 
Electrostatic discharge (ESD). Due to the presence of glass 
insulating layer, ESD is a very important topic in display 
manufacturing. To date, a very few papers that m a t  ESD in 
TFTs, have been repotted, showing some experimental 
machine model results [3], or display panel (including gate 
and source bus-lines) defects [4,5]. 
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11. EXPERIMENTS 
The devices used in this work were specially designed for 
testing, with variations of design parameters (length (L) and 
width (W) of the channel) (Fig. 1). To test ESD hardness of 
the TFTs a high voltage pulse (zap) is applied to drain by 
means of Transmission line model (TLM) [6 ] ,  of which the 
electrical circuit is shown in Fig. 2. Charged transmission 
line produces constant brief (t=2Lhr, where v is propagation 
velocity of wave) voltage pulse of height KJ2 (i.e. for 
transmission line length of 10 m, the pulse length is 100 as). 
In c-Si MOS transistors this voltage pulse is transformed into 
a current pulse. In TFT's however, due to low conductivity of 
a-Si:H, voltage pulse is applied. 
Fig. 2. Set-up of modi3ed Transmission Line Model combining 
high voltage pulse source and measuring of DC 
characteristics. 
TLM pulses were applied on TFT drain, while gate and 
source were grounded. In order to follow degradation 
development, the TLM voltage stress is increased in steps 
and in between these steps a full set of different DC 
characteristics is measured by means of Semiconductor 
Parameter Analyser HP4145. The modified TLM system 
(Fig. 2.) allows for automatic measurements of DC 
characteristics in between two TLM voltage pulses. In our 
analysis, these pause between TLM pulses have been as long 
as it is needed to do the measurements. TLM voltage was 
increased up to breakdown. Breakdown criteria was defined 
by an enonnous increasing of TLM current (as it happens at 
t=317ns in Fig. 3) measured by the digital oscilloscope DSO 
HP547 10A. 
In this work three different currents have been 
monitored between TLM pulses: 
1. Transfer characteristics ID(VG). 
2. Output characteristics ID(VD). 
3. Sub-threshold current. 
The electron mobility pn is thermally activated with an 
energy given by the width of tlie tail states, not by EcEp [7] :  
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Fig. 3. Shapcr of current and voltage TLMplses  monitored on the 
oscilloscope (before and diiring failing). 
I n .  ANALYSIS OF DEGRADATION 
The transfer characteristics (ID(VG)) have been 
monitored in linear operational regime (V,=O.lV). Under the 
low TLM voltage (50, 100, 150V), there is no change. For 
the values higher t l m  200V, it was seen that this 
characteristic clmges. It s l a s  to the negative side. The slope 
of the characteristics increases. 
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Fig 4. Transjier chamcteristics during TLM 
In Fig. 4 a set of monitored ID(VG) c w e s  is shown. 
Drain current increases on applied gate voltage 
(exponentially for low voltage and linearly for voltage above 
V-,) is described by (1): 
L 
For the higher gate voltages it becomes: 
Two mechanisms have been found to contribute to 
degradation effects in a-Si:H TFTs: trapping of charge in the 
gate dielectric and change in the density of states @OS) of 
the a-Si:H itself. 
where po is the extended state electron mobility, Nc is the 
density of states at the mobility edge, n is the total electron 
density, and E, is the activation energy which reflects the tail 
state distributicin of the a-Si:H. 
The ,U, was derived from the slope of the curve in linear 
part (2). How the electron mobility is changing during TLM 
is shown in Fig. 5. It is also shown that calculated values can 
be fitted by exponential function gven in Fig. 5. 
Unexpectedly, the electron mobility increases after applying 
TLM pulses. 
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Fig. 5. Electronwohility behavior under T M .  
Next, Lhe threshold voltage is derived from the transfer 
characteristics. Calculated values showed that there is a 
decreasing of the threshold voltage 'value during TLM 
stressing. V, is given by v, = where C, is the gate 
capacitance per unit area (=&cl), t is the a-Si:H thickncss and 
no is the initial charge density in the a-Si:H. 
Threshold voltage shift can be induced by charge 
trapping in the gate dielectric [SI. During TLM, the positive 
voltage pulse is applied on drain. It can induce two possible 
processes: (1) holes trapping in the gate dielectrics or (2) de- 
trapping of a negative charge (Fig. 6). Process of holes 
trapping would consequently have the electron niobtlity 
decreasing (scattering increased). Process of electrons de- 
trapping would increase the electron mobility (higher 
electron concentration), and therefore can be accepted. After 
evely TLM pulse applied, the amount of stored negative 
charge at the gate dielectric/amorphous silicon interface is 
bigger. The question is how these de-trapped electrons will 
influence the concentration of electrons in the channel. The 
possible explanation can be that de-trapped electrons are 
mobile and that they can take a part in current conduchng It 
also explains that after applying TLM pulses the VT is lower. 
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Fig 6 Charge induced by TLMat the interface, 
In Fig. 7 is shown how the threshold voltage is changing 
during TLM. It is also shown that it can be fitted by an 
e.xponential function 
Vr=Vr,(l -EXP((X-BOO)/BB)) 
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Fig. Z Tlireshold voltage shift dtrring T N .  
In the next analysis, the owput characteristics ID(VD) 
was measured between TLM pulses. The saturation current is 
given by: 
(4) 
Knowing from the previous analysis that p, increases and VT 
decreases during TLM, it is predicted that saturation dnin 
current will increase, which is indecd proven by 
measurements presented in Fig. 8. 
0 i o  is ZS 
vo Ivl 
Fig. 8. Output cliaractenstics monitored during TU4 
In the nexT analysis the sub-threshold cumnt IDSUB, 
which is vely sensitive on VT change, was measured betwecn 
TLM pulses. The sub-threshold current has been measured at 
VG=Vs=OV. The sub-threshold current can be uscd to 
measure the density of states in the upper band-gap region of 
a-Si:H [SI. 
All set of measured IDsm is given in Fig. 9. It is found a 
very fast increasing of sub-threshold current after every 
applied TLM pulse higher than 200V. For the clarity, these 
results are also represented in more conventional way (Fig. 
10). It is also shown that it is possible to f i t  tlus behaviour 
with exponential fitting c w e .  
Eig. 9. Sub-threshold current monitored betrveen T&f pitlses. 
i Fitting curve: IDSUB =3.7~10-9(1+e((v,~-26s)n2) 
3.0110. 
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Fig. 10. Conventional represnitation of the sub-tlrreshold current 
during TLM wilhfitting curve. 
IV. FAILURE ANALYSIS 
It was found that breakdown voltage (V&) depends on 
design parameters (L, W). For a given width of the TFT, VBR 
increases with channel length, Comparison of VBR between 
TFTs with L=100pni and L=4 pm is given in Fig. 1 1. 
On the other hand, for that values of the breakdown 
voltage, electrical field (given as E=V&,) across the gate 
dielectric has value - 10 MV/cnL which is enough to cause 
dielectric breakdown. 
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Fig. 11. TLrzf chamcteristics oftwo tested TFTs. 
Further, failed devices were de-processed and inspected 
by nieans of scaiuuiig electron inicroscopy (SEM). Detailed 
analysis showed that there are two failure modes: 
Fig. 12. SEM photos sliowiiig diflercrit niodes qf failure. 
0 breakdown via liglitslueld. A number of incll filaments 
was found at both draudgate and sourcdgate edges (Fig. 
12a). Tlus failure illode was identified in two out of twenty 
devices inspected. 
o gate dielectric breakdown. It was manifested like 
proportionally big rupture of gate dielectric. This is the often- 
found failure mode. Center of the rupture was found at the 
edge of drain under the gate electrode (Fig 12b). 
The fact that two failure modes are responsible for the 
catastrophic failure was interesting for deeper analysis. In 
that order, electrical simulations of a-Si:H TFT were 
perfonned, using Silvaco sirnulatioil software. If we look at 
the simulation of electrical field under given stress conditions 
(Fig. 13). we can see that peak of electrical field is localized 
at the draidgate edge. It cxplains wliy the center of tlie 
rupture is localized at Uie gateldrain overlapping area. Due to 
the fact tltat thickness of the glass substrate layer between a- 
Si:H layer and liglltslueld is sinular size as the thickness of 
Uie gate insulator layer, tlie second sinaller peak of electrical 
field appears close to tlie edges of the liglitslueld. In some 
cases i t  can lead to creation of melt filaments. 
Fig. 13. Siniulation ofthe static electricaljeld under stress on drain 
(gate and source are grounded). 
V. CONCLUSION 
In t h ~ s  paper, behavior of TFTs under TLM stress was 
investigated. First results are obtained. For stress voltage 
exceeding 200V, it was shown that in a stepped stress, each 
stress level increases the degradation until catastropluc 
failure occurs. Degradation can be described by an 
exponential function. Very fast decreasing and increasing of 
mobility happens in parallel. There are two catastrophic 
failure modes. The current path is created in tlie first case 
froin drain via lightshield to source, and in Uie second case 
froin drain through gate dielectric to gate. The breakdown 
voltage value vanes with the channel length. 
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